

Data Sheet March 18, 2005 FN8212.0

Dual Digital Controlled Potentiometers (XDCP™)

The X95820 integrates two digitally controlled potentiometers (XDCP) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the 2-wire bus interface. Each potentiometer has an associated volatile Wiper Register (WR) and a non-volatile Initial Value Register (IVR), that can be directly written to and read by the user. The contents of the WR controls the position of the wiper. At power up the device recalls the contents of the two DCP's IVR to the corresponding WRs.

The DCPs can be used as three-terminal potentiometers or as two-terminal variable resistors in a wide variety of applications including control, parameter adjustments, and signal processing.

Ordering Information


PART NUMBER	PACKAGE	RESISTANCE OPTION
X95820WV14I-2.7	14 Ld TSSOP	10kΩ
X95820WV14I-2.7T1	14 Ld TSSOP Tape and Reel	10kΩ
X95820UV14I-2.7	14 Ld TSSOP	50kΩ
X95820UV14I-2.7T1	14 Ld TSSOP Tape and Reel	50kΩ

Features


- · Two potentiometers in one package
- · 256 resistor taps-0.4% resolution
- · 2-wire serial interface
- Wiper resistance: 70Ω typical @ 3.3V
- · Non-volatile storage of wiper position
- Standby current < 5µA max
- Power supply: 2.7V to 5.5V
- 50kΩ, 10kΩ total resistance
- · High reliability
 - Endurance: 150,000 data changes per bit per register
 - Register data retention: 50 years @ T ≤ 75°C
- 14 Ld TSSOP

Pinouts

X95820 (**14-LD TSSOP**) TOP VIEW



Block Diagram



PiN Descriptions

PIN	SYMBOL	DESCRIPTION
1	V _{CC}	Power supply pin
2	WP	Hardware write protection pin. Active low. Prevents any "Write" operation of the 2-wire interface.
3	RH0	"High" terminal of DCP0
4	RL0	"Low" terminal of DCP0
5	RW0	"Wiper" terminal of DCP0
6	A2	Device address for the 2-wire interface
7	SCL	2-wire interface clock
8	SDA	Serial data I/O for the 2-wire interface
9	GND	Ground
10	RW1	"Wiper" terminal of DCP1
11	RL1	"Low" terminal of DCP1
12	RH1	"High" terminal of DCP1
13	A0	Device address for the 2-wire interface
14	A1	Device address for the 2-wire interface

Absolute Maximum Ratings

Recommended Operating Conditions

Temperature Range (Industrial)	40°C to 85°C
V _{CC}	2.7V to 5.5\
Power rating of each DCP	5mV
Wiper current of each DCP	±3.0m/

CAUTION: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Analog Specifications Over recommended operating conditions unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
R _{TOTAL}	R _H to R _L resistance	W, U versions respectively		10, 50		kΩ
	R _H to R _L resistance tolerance		-20		+20	%
R _W	Wiper resistance	VCC = 3.3V @ 25°C Wiper current = V _{CC} /R _{TOTAL}		70	200	Ω
C _H /C _L /C _W	Potentiometer Capacitance (Note 15)			10/10/25		pF
I _{LkgDCP}	Leakage on DCP pins (Note 15)	Voltage at pin from GND to V _{CC}		0.1	1	μA
VOLTAGE DIV	/IDER MODE (0V @ RL _i ; V _{CC} @ RH _i ; n	neasured at RW _i , unloaded; i = 0 or 1)		*		
INL (Note 6)	Integral non-linearity		-1		1	LSB (Note 2)
DNL (Note 5)	Differential non-linearity	Monotonic over all tap positions	-0.5		0.5	LSB (Note 2)
ZSerror	Zero-scale error	U option	0	1	7	LSB (Note 2
(Note 3)		W option	0	0.5	2	
FSerror	Full-scale error	U option	-7	-1	0	LSB (Note 2
(Note 4)		W option	-2	-1	0	
V _{MATCH} (Note 7)	DCP to DCP matching	Any two DCPs at same tap position, same voltage at all RH terminals, and same voltage at all RL terminals	-2		2	LSB (Note 2
TC _V (Note 8)	Ratiometric Temperature Coefficient	DCP Register set to 80 hex		±4		ppm/°C
RESISTOR Moconnected. i =		RLi with RHi not connected, or between RWi	and RH _i w	ith RL _i not		1
RINL (Note 12)	Intregal non-linearity	DCP register set between 20 hex and FF hex. Monotonic over all tap positions	-1		1	MI (Note 9)
RDNL (Note 11)	Differential non-linearity		-0.5		0.5	MI (Note 9
Roffset (Note 10)	Offset	DCP Register set to 00 hex	0	1	7	MI (Note 9
			0	0.5	2	MI (Note 9
R _{MATCH} (Note 13)	DCP to DCP Matching	Any two DCPs at the same tap position with the same terminal voltages.	-2		2	MI (Note 9
TC _R (Note 14)	Resistance Temperature Coefficient	DCP register set between 20 hex and FF hex		±45		ppm/°C

FN8212.0 March 18, 2005

Operating Specifications Over the recommended operating conditions unless otherwise specified.


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNITS
I _{CC1}	V _{CC} supply current (Volatile write/read)	f _{SCL} = 400kHz;SDA = Open; (for 2-Wire, Active, Read and Volatile Write States only)			1	mA
I _{CC2}	V _{CC} supply current (nonvolatile write)	f _{SCL} = 400kHz; SDA = Open; (for 2-Wire, Active, Nonvolatile Write State only)			3	mA
I _{SB}	V _{CC} current (standby)	V _{CC} = +5.5V, 2 Wire Interface in Standby State			5	μA
		V _{CC} = +3.6V, 2 Wire Interface in Standby State			2	μA
l _{LkgDig}	Leakage current, at pins A0, A1, A2, SDA, SCL, and WP pins	Voltage at pin from GND to V _{CC}	-10		10	μΑ
t _{DCP} (Note 15)	DCP wiper response time	SCL falling edge of last bit of DCP Data Byte to wiper change			1	μs
Vpor	Power-on recall voltage	Minimum V _{CC} at which memory recall occurs	1.8		2.6	V
VccRamp	V _{CC} ramp rate		0.2			V/ms
t _D (Note 15)	Power up delay	V _{CC} above Vpor, to DCP Initial Value Register recall completed, and 2-Wire Interface in standby state			3	ms
EEPROM SPE	ecs		l	l	1	
	EEPROM Endurance		150,000			Cycles
	EEPROM Retention	Temperature ≤ 75°C	50			Years
SERIAL INTE	RFACE SPECS	1				
V _{IL}	WP, A2, A1, A0, SDA, and SCL input buffer LOW voltage		-0.3		0.3*Vcc	V
V _{IH}	WP, A2, A1, A0, SDA, and SCL input buffer HIGH voltage		0.7*Vcc		Vcc+0.3	V
Hysterisis (Note 15)	SDA and SCL input buffer hysterisis		0.05* Vcc			V
V _{OL} (Note 15)	SDA output buffer LOW voltage, sinking 4mA		0		0.4	V
Cpin (Note 15)	WP, A2, A1, A0, SDA, and SCL pin capacitance				10	pF
f_{SCL}	SCL frequency				400	kHz
t _{IN} (Note 15)	Pulse width suppression time at SDA and SCL inputs	Any pulse narrower than the max spec is suppressed.			50	ns
t _{AA} (Note 15)	SCL falling edge to SDA output data valid	SCL falling edge crossing 30% of V_{CC} , until SDA exits the 30% to 70% of V_{CC} window.			900	ns
t _{BUF} (Note 15)	Time the bus must be free before the start of a new transmission	SDA crossing 70% of V_{CC} during a STOP condition, to SDA crossing 70% of V_{CC} during the following START condition.	1300			ns
t_{LOW}	Clock LOW time	Measured at the 30% of V _{CC} crossing.	1300			ns
tHIGH	Clock HIGH time	Measured at the 70% of V _{CC} crossing.	600			ns
t _{SU:STA}	START condition setup time	SCL rising edge to SDA falling edge. Both crossing 70% of V_{CC} .	600			ns
t _{HD:STA}	START condition hold time	From SDA falling edge crossing 30% of V _{CC} to SCL falling edge crossing 70% of V _{CC} .	600			ns

intersil


Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNITS
t _{SU:DAT}	Input data setup time	From SDA exiting the 30% to 70% of $\rm V_{CC}$ window, to SCL rising edge crossing 30% of $\rm V_{CC}$	100			ns
t _{HD:DAT}	Input data hold time	From SCL rising edge crossing 70% of V_{CC} to SDA entering the 30% to 70% of V_{CC} window.	0			ns
t _{SU:STO}	STOP condition setup time	From SCL rising edge crossing 70% of $\rm V_{CC}$, to SDA rising edge crossing 30% of $\rm V_{CC}$.	600			ns
t _{HD:STO}	STOP condition setup time	From SDA rising edge to SCL falling edge. Both crossing 70% of $\rm V_{CC}$.	600			ns
t _{DH} (Note 15)	Output data hold time	From SCL falling edge crossing 30% of V_{CC} , until SDA enters the 30% to 70% of V_{CC} window.	0			ns
t _R (Note 15)	SDA and SCL rise time	From 30% to 70% of V _{CC}	20 + 0.1 * Cb		250	ns
t _F (Note 15)	SDA and SCL fall time	From 70% to 30% of V _{CC}	20 + 0.1 * Cb		250	ns
Cb (Note 15)	Capacitive loading of SDA or SCL	Total on-chip and off-chip	10		400	pF
Rpu (Note 15)	SDA and SCL bus pull-up resistor off-chip	Maximum is determined by t_R and t_F . For Cb = 400pF, max is about 2~2.5kΩ. For Cb = 40pF, max is about 15~20kΩ.	1			kΩ
t _{WP} (Notes 15, 16)	Non-volatile Write cycle time			12	20	ms
t _{SU:WPA}	A2, A1, A0, and WP setup time	Before START condition	600			ns
thd:wpa	A2, A1, A0, and WP hold time	After STOP condition	600			ns

SDA vs. SCL Timing



WP, A0, A1, and A2 Pin Timing



NOTES:

- 1. Typical values are for T_A = 25°C and 3.3V supply voltage.
- 2. LSB: [V(RW)₂₅₅ V(RW)₀] / 255. V(RW)₂₅₅ and V(RW)₀ are V(RW) for the DCP register set to FF hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
- 3. ZS error = $V(RW)_0 / LSB$.
- 4. FS error = $[V(RW)_{255} V_{CC}] / LSB$.
- 5. DNL = $[V(RW)_i V(RW)_{i-1}]/LSB-1$, for i = 1 to 255. i is the DCP register setting.
- 6. INL = $V(RW)_i$ (i LSB $V(RW)_0$) for i = 1 to 255.
- 7. $V_{MATCH} = [V(RWx)_i V(RWy)_i] / LSB$, for i = 0 to 255, x = 0 to 1 and y = 0 to 1.

$$8 \text{ TC}_{V} = \frac{\text{Max}(V(RW)_{j}) - \text{Min}(V(RW)_{j})}{[\text{Max}(V(RW)_{j}) + \text{Min}(V(RW)_{j})]/2} \times \frac{10^{6}}{125^{\circ}\text{C}}$$

for i = 16 to 240 decimal, T = -40°C to 85°C. Max() is the maximum value of the wiper voltage and Min () is the minimum value of the wiper voltage over the temperature range.

- 9. MI = $|R_{255} R_0|$ / 255. R_{255} and R_0 are the measured resistances for the DCP register set to FF hex and 00 hex respectively.
- 10. Roffset = R_0 / MI, when measuring between RW and RL. Roffset = R_{255} / MI, when measuring between RW and RH.
- 11. RDNL = $(R_i R_{i-1}) / MI$, for i = 32 to 255.
- 12. RINL = $[R_i (MI \cdot i) R_0] / MI$, for i = 32 to 255.
- 13. $R_{MATCH} = (R_{i,x} R_{i,y}) / MI$, for i = 0 to 255, x = 0 to 1 and y = 0 to 1.

$$\text{14} \quad \text{TC}_{R} = \frac{[\text{Max}(\text{Ri}) - \text{Min}(\text{Ri})]}{[\text{Max}(\text{Ri}) + \text{Min}(\text{Ri})]/2} \times \frac{10^6}{125^{\circ}\text{C}}$$

for i = 32 to 255, T = -40°C to 85°C. Max() is the maximum value of the resistance and Min () is the minimum value of the resistance over the temperature range.

- 15. This parameter is not 100% tested.
- 16. t_{WC} is the minimum cycle time to be allowed for any non-volatile Write by the user, unless Acknowledge Polling is used. It is the time from a valid STOP condition at the end of a Write sequence of a 2-wire serial interface Write operation, to the end of the self-timed internal non-volatile write cycle.

Typical Performance Curves




FIGURE 1. WIPER RESISTANCE vs TAP POSITION [I(RW) = V_{CC}/R_{TOTAL}] FOR 50k Ω (U)




FIGURE 2. STANDBY I_{CC} vs V_{CC}

intersil FN8212.0 March 18, 2005

Typical Performance Curves (Continued)





FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR $10k\Omega$ (W)



Vcc = 2.7, T = -40°C

MODE FOR $10k\Omega$ (W)




FIGURE 5. ZSerror vs TEMPERATURE




FIGURE 6. FSerror vs TEMPERATURE




FIGURE 7. DNL vs TAP POSITION IN Rheostat MODE FOR $50k\Omega$ (U)




FIGURE 8. INL vs TAP POSITION IN Rheostat MODE FOR $50k\Omega$ (U)

FN8212.0 intersil March 18, 2005

20

Typical Performance Curves (Continued)





FIGURE 9. END TO END R_{TOTAL} % CHANGE vs TEMPERATURE






FIGURE 11. TC FOR Rheostat MODE IN ppm




FIGURE 12. FREQUENCY RESPONSE (2.2MHz)




FIGURE 13. MIDSCALE GLITCH, CODE 80h TO 7Fh (WIPER 0)




FIGURE 14. LARGE SIGNAL SETTLING TIME

Principles of Operation

The X95820 in as integrated circuit incorporating two DCPs with their associated registers, non-volatile memory, and a 2-wire serial interface providing direct communication between a host and the potentiometers and memory.

DCP Description

Each DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of each DCP are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL pins). The RW pin of each DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 8-bit volatile Wiper Register (WR). Each DCP has its own WR. When the WR of a DCP contains all zeroes (WR<7:0>: 00h), its wiper terminal (RW) is closest to its "Low" terminal (RL). When the WR of a DCP contains all ones (WR<7:0>: FFh), its wiper terminal (RW) is closest to its "High" terminal (RH). As the value of the WR increases from all zeroes (00h) to all ones (255 decimal), the wiper moves monotonically from the position closest to RL to the closest to RH. At the same time, the resistance between RW and RL increases monotonically, while the resistance between RH and RW decreases monotonically.

While the X95820 is being powered up, all two WRs are reset to 80h (128 decimal), which locates RW roughly at the center between RL and RH. Soon after the power supply voltage becomes large enough for reliable non-volatile memory reading, the X95820 reads the value stored on two different non-volatile Initial Value Registers (IVRs) and loads them into their corresponding WRs.

The WRs and IVRs can be read or written directly using the 2-wire serial interface as described in the following sections.

Memory Description

The X95820 contains eight non-volatile bytes. they are accessed by 2-wire interface operations with Address Bytes 0 through 7 decimal. The first two non-volatile bytes at addresses 0 and 1 contain the initial value loaded at power-up into the volatile Wiper Registers (WRs) of DCP0 and DCP1 respectively. Bytes at addresses 2, 3, 4, 5, and 6 are available to the user as general purpose registers. The byte at address 7 is reserved; the user should not write to it, and its value should be ignored if read.

The volatile WR, and the non-volatile Initial Value Register (IVR) of a DCP are accessed with the same Address Byte.

A volatile byte at address 8 decimal, controls what byte is read or written when accessing DCP registers: the WR, the IVR, or both.

When the byte at address 8 is all zeroes, which is the default at power up:

- A read operation to addresses 0 or 1 outputs the value of the non-volatile IVRs.
- A write operation to addresses 0 or 1 writes the same value to the WR and IVR of the corresponding DCP.

When the byte at address 8 is 80h (128 decimal):

- A read operation to addresses 0 or 1 outputs the value of the volatile WR.
- A write operation to addresses 0 or 1 only writes to the corresponding volatile WR.

It is not possible to write to an IVR without writing the same value to its corresponding WR.

00h and 80h are the only values that should be written to address 8. All other values are reserved and must not be written to address 8.

To access the general purpose bytes at addresses 2, 3, 4, 5, or 6, the value at address 8 must be all zeros.

The X95820 is pre-programmed with 80h in the two IVRs.

ADDRESS NON-VOLATILE VOLATILE 8 Access Control 7 Reserved 6 General Purpose Not Available 5 4 3 2 1 IVR1 WR1

WR0

TABLE 1. MEMORY MAP

WR: Wiper Register, IVR: Initial value Register.

IVR0

2-Wire Serial Interface

The X95820 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the X95820 operates as a slave device in all applications.

All communication over the 2-wire interface is conducted by sending the MSB of each byte of data first.

Protocol Conventions

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 15). On power up of the X95820 the SDA pin is in the input mode.

intersil FN8212.0

All 2-wire interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The X95820 continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (See Figure 15). A START condition is ignored during the power up sequence and during internal non-volatile write cycles.

All 2-wire interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (See Figure 15). A STOP condition at the end of a read operation, or at the end of a write operation to volatile bytes only places the device in its standby mode. A STOP condition during a write operation to a non-volatile byte, initiates an internal non-volatile write cycle. The device enters its standby state when the internal non-volatile write cycle is completed.

An ACK, Acknowledge, is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the


receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (See Figure 16).

The X95820 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The X95820 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation

A valid Identification Byte contains 1010 as the four MSBs, and the following three bits matching the logic values present at pins A2, A1, and A0. The LSB in the Read/Write bit. Its value is "1" for a Read operation, and "0" for a Write operation (See Table 2).

TABLE 2. IDENTIFICATION BYTE FORMAT

Logic values at pins A2, A1, and A0 respectively






FIGURE 15. VALID DATA CHANGES, START, AND STOP CONDITIONS




FIGURE 16. ACKNOWLEDGE RESPONSE FROM RECEIVER




FIGURE 17. BYTE WRITE SEQUENCE

Write Operation

A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the X95820 responds with an ACK. At this time, if the Data Byte is to be written only to volatile registers, then the device enters its standby state. If the Data Byte is to be written also to non-volatile memory, the X95820 begins its internal write cycle to non-volatile memory. During the internal non-volatile write cycle, the device ignores transitions at the SDA and SCL pins, and the SDA output is at a high impedance state. When the internal non-volatile write cycle is completed, the X95820 enters its standby state (See Figure 17).

The byte at address 00001000 bin (8 decimal) determines if the Data Byte is to be written to volatile and/or non-volatile memory. See "Memory Description" on page 9.

Data Protection

The \overline{WP} pin has to be at logic HIGH to perform any Write operation to the device. When the \overline{WP} is active (LOW) the device ignores Data Bytes of a Write Operation, does not respond to the Data Bytes with an ACK, and instead, goes to its standby state waiting for a new START condition.

A STOP condition also acts as a protection of non-volatile memory. A valid Identification Byte, Address Byte, and total number of SCL pulses act as a protection of both volatile and non-volatile registers. During a Write sequence, the Data Byte is loaded into an internal shift register as it is received. If the Address Byte is 0, 1, or 8 decimal, the Data Byte is transferred to the appropriate Wiper Register (WR) or to the Access Control Register, at the falling edge of the SCL

pulse that loads the last bit (LSB) of the Data Byte. If the Address Byte is between 0 and 6 (inclusive), and the Access Control Register is all zeros (default), then the STOP condition initiates the internal write cycle to non-volatile memory.

Read Operation

A Read operation consists of a three byte instruction followed by one or more Data Bytes (See Figure 18). The master initiates the operation issuing the following sequence: a START, the Identification byte with the R/\overline{W} bit set to "0", an Address Byte, a second START, and a second Identification byte with the R/\overline{W} bit set to "1". After each of the three bytes, the X95820 responds with an ACK. Then the X95820 transmits Data Bytes as long as the master responds with an ACK during the SCL cycle following the eight bit of each byte. The master terminates the read operation (issuing a STOP condition) following the last bit of the last Data Byte (See Figure 18).

The Data Bytes are from the memory location indicated by an internal pointer. This pointer initial value is determined by the Address Byte in the Read operation instruction, and increments by one during transmission of each Data Byte. After reaching the memory location 01Fh (8 decimal) the pointer "rolls over" to 00h, and the device continues to output data for each ACK received.

The byte at address 00001000 bin (8 decimal) determines if the Data Bytes being read are from volatile or non-volatile memory. See "Memory Description" on page 9.





FIGURE 18. READ SEQUENCE

intersil FN8212.0 March 18, 2005

TSSOP Packaging Information

14-Lead Plastic, TSSOP, Package Code V14



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com